The partitioning of 
Introduction
The scene of hardwandsofturare co-design has introduced a number of approaches to speed-up performance, to optimize hardware/software trade-off and to reduce total design time [5] , [9] , [22] . Further co-design approaches are advocated explicitly or implicitly in developing custom computing machines (CCMs: [15] , [25] ) such within the R&D scenes of ASIPs [4] [24] [28] and FCCMs 161 [7] . With the FCCM approach a von Neumann host implementation is accelerated by external field-programmable circuits. Here application development usually requires hardware experts. The von Neumann paradigm does not efficiently suppm "soft" hardware because of its extremely tight coupling between instruction sequencer and A L n architectures fall apart, as soon as the data path is changed. So a new p m digm is desirable like the one of Xputers, which conveniently supports "soft" ALUs like the rALU concepr (reconfigurable ALU) [ 121 or the rDPA approach (reconfig urable data path array) by Rainer Kress 1181 C191.
For such a new class of hardware platforms a new class of compilers is needed, which generate both, sequential and structural code: partitioning compilers, which partition a source into cooperating structural and sequential code segments. h such an environment hardware/software C O design efforts require two levels of partitioning: host/accelerator partitioning (first level) for optimizing perfomma and a structural/sequential partitioning (second level) for optimizing the hardwadsoftware trade-off of the Xputer resources. This paper presents a framework based on this paradigm. The hardwardsoftware co-design framework CoDe-X targets the partitioning and compilation of conventional C programs onto a host using the Xputer as universal configurable accelerator. In contrast to other hardwardsoftware co-design approaches no additional programming extensions are required and the framework use is not limited to hardware experts. The partitioning is based on a simulated annealing algorithm. The fundamentally new feature of the CoDe-X framework is the two-level codesign approach.
First this paper describes the underlying target hardware. Section 3 presents the co-design framework CoDe-X and its strategies. Section 4 discusses a computation-intensive application example from image processing.
The Target Hardware
The target hardware consists of a host workstation that uses the Xputer as hardware accelerator (see Figure 1 ). The key concept of an Xputer [lo] [12] [13], is to map the structure of performance critical algorithms onto the hardware architecture. Performance critical algorithms typically iterate the same set of operations over a large amount of data.
Since ever the same operations are applied, an Xputer has a reconfigurable parallel arithmetic-logic unit (rALU), which can implement complex opemtions on multiple input words and compute multiple results. The reconfigurable datapath architecture (rDPA) which serves as rALU has been developed especially for computing statement blocks from loops as well as other arithmetic and logic computations [U] . All input and output data to the complex rALU operations is stored in a so-ded scan window (SW). A scan window is a programming model of a sliding window, which moves across data memory space under control of a data sequencer.
All data in the scan windows can be accessed in p a e l by the rALU.
The large amount of input data typically requires an dgorithm to be organized in (nested) loops, where different array elements are referenced as operands to the computations of the current iteration. The resulting sequence of data accesses shows a regularity, which allows to describe such sequences generically from a few parameters. An Xputer data sequencer (DS) provides seven hardwired generic address genefators (GAGS), which are capable of interprethg such parameter sets to compute a generic data address sequence (SP: scan pattern).
This address computation does not require memory cycles. That's why it provides substantial speed-up.
To be run on an Xputer, an algorithm has to be transformed into parameters sets controlling the generic address generators and a configuration of the rALU, which implements the data manipulations within a loop body. Data manipulations are transport-triggered. I. e., each time, the GAG places the SW to a new memory location, the complex operations configured into the rALU are evoked automatically. Since locality of data is essential in finding a generic SP, a compiler for an Xputer first has to create a good and regular storage scheme @M: data map, see figure3) to obtain good results in performance optimization. This is necessary for the computation of nested loops, which are not fully nested. In this case a reconfiguration is performed between inner-and outer-loops, because the rALU has to compute a different loop-body and the GAG requires other parameters for computing different generic address sequences. The switching between fast reconfiguration-mode and computation-mode is performed by a controler. As described above our most recent Xputer prototype operates as a kind of configurable co-processor to a host computer. All U 0 operations are done by the host as well as the memory management. The host has direct access to all memory on the Xputer, and on the other hand the Xputer can access data in the host's memory (shared memory and address format, see figure 2 ).
other MOM modules
The only connection to the host computer is through the bus interface. That way, the Xputer could be interfaced to a different host with minimal effort. The part of the bus interface that is injected into the host's backplane would have to be redesigned according to the host's bus speciEcations. All other parts could remain the same.
Parameter-driven WS Partitioning
This section gives an overview on the two-level hardwarel software codesign framework CoDe-X. Input language to the framework is the programming language C. The input is partitioned in a first level into a part for execution on the host and a part for execution on the Xputer. Possible parts for the execution on the Xputer may be described in Xputer-C (X-C). X-C is an extended subset of the programming language C, which lacks only dynamic structures, but includes language features to express scan pattems. The X-C input is then partitioned in the second level by the X-C compiler in ii sequential part for programming the data sequencer, and ii structural part for configuring the rALU. Special Xputerlibrary function-calls in the original C description of the applications allow to take full advantage of the high acceleration factors possible by the Xputer paradigm. Experienced users may add new functions to the library such that each user can access them (see Figure 3) .
First the hostfXputer partitioning is explained (next section). Then the programming of the Xputer is shown.ant1 finally the options for experienced users are discussed.
Profiling-driven Partitioning
The first level of the partitioning process is responsible for the decision which task should be evaluated on the 
Sxperienced user
Xputer and which one on the host. Generally three kinds of tasks can be determined and are filtered out in a iirst step:
0 host tasks, 0 Xputer tasks, and 0 Xputer-library functions. The host tasks have to be computed on the host, since they contain dynamic structures or call operating system utilities, which cannot be performed on the Xputer accelerator. The Xputer tasks are the candidates for the performance analysis on the host and on the Xputer. The Xputer-library functions are used to get the highest performance out of the Xputer. An experienced user has developed a function library with all Xputer-library functions together with their performance values. These functions can be called directly in the input C-programs. They are evaluated in any case on the Xputer.
At the beginning, a lililtered input program for the Xputer is represented as a graph, called flow graph. 'his graph is divided into several Xputer tasks. An Xputer task can be computed on a single MOM mcadule and is defined as follows:
0 basic block (a linear code sequence), 0 basic block including conditions, 0 fully nested loops (up to seven loops), or 0 not fully nested loops (up to seven loops). This means a basic block, which is a linear sequence of statements, can be included in several Xputer tasks (figure 5). The restriction of seven loops for one Xputer task is caused by the current Xputer prototype. The data sequencer of this prototype contains seven GAGS, which can operate exclusively. The resulting task graph has several altematiire paths in such a case. A data dependency analysis based on the GCD-test [33] gives the data dependencies between the tasks. Thus tasks which can be evaluated in p a d e l can be found. In this phase several code optimization techniques are possible in order to exploit the target hardware in a optimized way. For example, single nested loops of large tasks can be transformed into double nested loops by organizing the computation in the original loop into chunks of approximately equal size (see figure4). This transformation is called strip mining [21] . This makes it possible to compute these chunks in parallel on different MOM modules. In our approach the block size of the chunks depends on parameters describing the hardware resources of the current Xputer prototype in order to achieve an optimized performancehrea trade-off. This technique can be used e.g. in image processing applications (see Section 4), if an image is divided in stripes of equal sizes in order to manipulate these stripes concurrently. The optimization techniques [21] of loop distribution (splitting of one loop into two loops computing the same), of loop fusion (transforming two adjacent loops into a single loops) and of loop interchanging (switching inner and outer loop) are also performed by the 1'' level partitioner in order to exploit potential parallelism and to optimize the utilization of the Xputer hardware resources.
For an initial partitioning, the host tasks are performed on the host, the Xputer tasks and the Xputer-library functions are performed on the MOM modules. If several alternative paths are in the task graph, the largest task which fits onto an MOM module is chosen. This results in a fine initial partition since it can be assumed that an Xputer tasks can be evaluated faster on the accelerator than on the host. But there may be two problems: if the accelerator needs reconfiguration at run-time and in a few cases, if the datamap has to be reorganized also at run-time.
Run-Time Reconfiguration. In the case of an Xputerbased accelerator, the data sequencer requires a new parameter set, and the rALU requires a reconfiguration. The parameter set of the data sequencer can be neglected since there are only a few parameters to configure. The configuration of the rDPA requires 147456 bits in the worst case and 23040 bits in an average case. Such a number cannot be neglected. In any case it is useful to have a local reconfiguration memory on each Xputer board. There are three possibilities to reduce the overhead for reconfiguration at run-time: Profiling. For each Xputer task, the worst case execution time on the accelerator as well as on the host is computed. The performance data for the accelerator is received from the datapath synthesis system (DPSS) in the X-C compiler. The X-C compiler is able to evaluate the number of iterations for the compound operator. Knowing this execution time, the complete evaluation time can be approximated by multiplying it with the iteration count. The time-consuming placement of operators in the DPSS does not have to be performed for this analysis.
The performance of the host is approximated by examining the code. For each processor type and workstation, another model is required. The behavior of the underlying hardware and operating system has to be deterministic and known. This implies the timing behavior of all hardware components, the effects of caching, pipelining, etc. The operating system must provide static memory management, system calls should have a calculable tiIming behavior, and no asynchronous intempts should be allowed [27] . The techniques used are similar to these from Malik et. al.
1231.
The profiler is also computing the overall execution time tact by using the Xputer as accelerator. The time tgC, includes delay times for synchronization, possible reconfigurations and memory re-mappings of the Xputer during run time (see equation (1)). The iterative partitioning process tries to optimize t,,, and is based on simulated annealing, which is described later in this chapter. The overall execution time is determined by delay times of the basic blocks (host and Xputer), plus the above mentioned penalty times (see race, equation (1)). Memory : sum of overlapping execution times simultaneously on host/Xputer re-mappings are necessary, when two basic blocks use the same data onto the Xputer, but they are needing a different distribution of the data within the two-dimensional organized memory. Then a re-ordering of the data items must be performed before the execution of the second basic block starts, which must be also considered in equation (1). The value of incc is used as COST-function in the simulated annealing process, (see figure 3 ) and has to be minimized for optimizing the acceleration-factor of an application (see equation (1)). The COST-function is determined each time from the profiler according to equation (1) using the actual viewed partitioning of the simulated annealing process:
Due to the data dependencies the profiler takes concurrent evaluations into consideration. The possible delay times for reconfiguring the Xputer during run time will be necessary, if a partition moves more basic blocks to the Xputer, than parallel GAG-or rather rLU-units are available, or if a fast on-chip reconfiguration is necessary for an Xputer-task. If possible, the reconfiguration is performed in parallel to running host tasks. For faster access all delay times are stored in a lookup table. For speed improvement of the simulated annealing algorithm, the cost increase or decrease due to the exchange is computed only. The rest of the basic blocks are not considered.
Simulated Annealing. The iterative partitioning phase is based on a simulated annealing algorithm [20] . Our algorithm computes different partitionings of Xputer tasks by varying their task. allocation between host and Xputer. The Xputer tasks of the initial partitioning are swapped. If the new partitioning results in a lower overall cost, it is accepted. If not, there is still a finite probability to accept. This probability depends on the temperature of the annealing process. This avoids that the algorithm gets stuck in a local minimum. Since a good initial partitioning is used at the beginning, we start with a low initial tempera-.
The temperature is gradually loweredl fast at the beginning and slower at the end. e One or more Xputer tasks are moved from one partition to the other. The PERTURB-function is randomly choosing and using one of these two possibilities, because simulated annealing is a probabilistic algorithm of optimizing combinatorial problems, where the exchanging of elements is completely arbitrary.
Resource-driven 2nd level Partitioning
The X-C compiler, which realizes the 2nd level of partitioning of CoDe-X, translates an X-C program into code which can be executed on the Xputer without further user interaction. It comprises four major parts: the data sequencer parameter generator (DSPG), the datapath synthesis system (DPSS), and the analysis/profiling tool (A/ P) together with the partitioner.
The partitioner at 2nd level (see Figure 3. ) performs a data and control flow analysis. First the control flow of the program graph is partitioned according to the algorithm of Tarjan [32] resulting in a partial execution order. This algorithm is partitioning the program graph into subgraphs, which are called Strongly Connected Components. These components correspond to connected statement sequences like fully nested loops for example, which are possibly parallelizable. The Xputer hardware resources have not been considered until now. So second the obtained coarsegrained components have to be transformed such that: 8 the resulting sequence comprises blocks of possibly similar size, and a good exploitation of the given hardware resources can be guaranteed by using available parallelism This second partitioning of the data flow is improved by using a heuristic, which control the computational steps exploiting the special Xputer hardware resources in an optinnized way 1291. This heuristic analyzes, if the structure of statement sequences can be mapped well to the Xputer hardware avoiding reconfigurations or idle hardware resources. Xputers provide best parallelism at statement or expression level. So in our approach we try to vectorize the statement blocks in nested for-loops according to the vectorization algorithm of J. R. Allen and K. Kennedy [17] , after a data dependency analysis has been performed [33] .
The data sequencer parameter generator @ S E ) maps the programs data in a regular way onto the two-dimensionally organized Xputer datamap, followed by a computation of the right address accesses (data sequencing) for each variable (s& Figure 3. ) This tool is computing the access sequences several possibilities to change the partitioning randomly:
of each variable used inside of nested for loops according to the linear index functions of these variables. This means that the for loops of X-C programs are mapped onto parameters for configuring one generic address generator of the data sequencer, which is then generating the corresponding physical addresses only by hardware.
The access sequences of up to 4 fully nested loops can be computed by this tool. A configuration file for the X-C compiler gives the current restrictions of the hardware, e.g. number of GAGS available, size of rALU subnets etc. This allows a flexible handling of the compiler for future upgrades of the Xputer hardware. The datapath synthesis system is responsible for the synthesis towards the rALU. The code optimizations of loop folding (pipelining across iterations of for loops) and loop unrolling are performed by the DPSS whenever possible. In the current version the rDPA serves as rALU. Due to a general interface between the rest of the X-C compiler and the synthesis system, it can be replaced easily by another synthesis tool, if required.
The task of configuring the rDPA is carried out in the following four phases: logic optimization and technology mapping, placement and routing, data scheduling, and finally the code generation. Partitioning of the statements onto the different rDPA chips is not necessary since the array of rDPA chips appears as one array with transparent chip boundaries. The DPSS also gives the execution time of the compound operator in the rDPA. Since the worst case delay times of the individual operators are known in advance, the data scheduling delivers the complete execution time. Further details about the X-C compiler and the four phases of the DPSS, as well as examples of the mapping onto the rDPA can be found in [29] and [ 111.
For each Xputer task the X-C compiler produces a tradeoff between area, that means amount of rDPA resources, and performance is computed and displayed in a graph. task is fuUy automatic and r e q u k s no user interaction.
Experienced Users
The expaienced user is responsible for building a generic function library with a large repertory of Xputerlibrary functions. The scan patterns as weu as the rALU compound operators can be described in the language MoPl [ll, which fully supports all features of the MOM modules.
The input specification is then compiled into Xputer code, namely the tlatamap, the data sequencer code and the rALU code, dependent on the concrete functions calls in the input C-program (see figure3). The rALU assembler (RAss) allows the extension of the operator library which is used as a base for the configuration of the rDPA (see figure 3 ). All operators of the programming language C are in the operator library by default. User specific functions for the datapath units can be added.
Example: Smoothing Algorithm
Smoothing operations are used primarily for diminishing spurious effects, that may be present in a digital image as al result of a p o r sampling system or transmission channel Neighborhood averaging is a straightforward spatialdomain technique far image smoothing [8] . Given an N x N imagef (x,y), the procedure is to generate a smoothed image g (x,y) , whose gray level at each point (x,y) is obtained by averaging the gray-level values of the pixels o f f contained in ii predefined neighborhood (kemel) of (x,y). In other words, the smoothed image is obtained by using the equation:
for x,y = 0,1, ..., N-1. S is the set of coordinates of points in the neighborhood of (but not including) the point (x,y), and M is a precomputed normalization factor. This small example far illustrating the methods of CoDe-X was divided in four tasks. Two of them were filtered out in tht:
first step for being executed on the host in every case. These were tasks containing VO routines for reading input parameters and routines for plotting the image, which cannot be executed on the Xputer. The remaining two tasks were potential candidates for mapping onto the Xputer. In one of these two tasks strip mining was applied by the 1' level partitioner, because one for-loop could be transformed according to figure 8.
The resulting smaller independent loops can executed in parallel on different MOM modules. The X-C compiler was performing loop unrolling additionally up to the limit of available hardware resources (see section 3.2).
The profiler was computing the host-and Xputer-cost functions for them. The data dependencies require a sequential execution of the four tasks, which influenced the overall execution time of this application. The final decision was to shift the two candidates for the Xputer to the accelerator. The X-C compiler on the second level of hardware/software codesign was then mapping these basic blocks onto the Xputer. In this final solution the Xputer must be configured only one time. The address generation for the data accesses in the fully nested loops of the two 
Conclusions
CoDe-X, a two-level partitioning hardware/software codesign framework for Xputers has been presented. The
Xputer is used as universal accelerator hardware based on reconfigurable datapaths. One of the new features is the two level co-design approach. CoDe-X accepts C-programs and carries out the profiling-driven hosdaccelerator partitioning for performance optimization and resource-parameterdriven sequentiaVstructural partitioning for accelerator 
